


20 AMP, 200 VOLT MOSFET SMART POWER 3-PHASE

4322

FEATURES:


- 20 Amp Capability
- Ultra Low Thermal Resistance Junction to Case 0.6°C/W (Each MOSFET)
- · Self-Contained, Smart Lowside/Highside Drive Circuitry
- Under-Voltage Lockout, Internal 2µS Deadtime
- Capable of Switching Frequencies to 25KHz
- Isolated Case Allows Direct Heat Sinking
- Case Bolt-down Design Allows Superior Heat Dissipation
- Contact MSK for MIL-PRF-38534 Qualification Status




DESCRIPTION:

The MSK4322 is a 20 Amp, 3 Phase Bridge Smart Power Motor Drive Hybrid with a 200 volt rating on the output switches. The output switches are power MOSFETs with intrinsic fast-recovery diodes for the free-wheeling currents of motor drives. This new smart power motor drive hybrid is compatible with 5V CMOS or TTL logic levels. The internal circuitry prevents simultaneous turn-on of the in-line half bridge transistors with a built-in 2μ S deadtime to prevent shoot-through. Undervoltage lockout shuts down the bridge when the supply voltage gets to a point of incomplete turn-on of the output switches. The internal high-side boot strap power supply derived from the +15 volt supply completely eliminates the need for 3 floating independent power supplies for the high-side drive. Current sense circuitry is provided to sense current from an external resistor to shut down the bridge for overcurrent.

EQUIVALENT SCHEMATIC



TYPICAL APPLICATIONS



3 PHASE SIX STEP DC BRUSHLESS MOTOR DRIVE OR 3 PHASE SINUSOIDAL INDUCTION MOTOR DRIVE

PIN-OUT INFORMATION

1 VCC	20	N/C
2 AØHIN	19	ΑØ
3 BØHIN	18	V+
4 CØHIN	17	N/C
5 AØLIN	16	N/C
6 FAULT	15	ВØ
7 CØLIN	14	N/C
8 BØLIN	13	N/C
9 VSS	12	CØ
10 ITRIP	11	COM

ABSOLUTE MAXIMUM RATINGS

V+	High Voltage Supply 200V	TsT	Storage Temperature Range	65° to +150°C
VCC	Logic Supply18V	TLD	Lead Temperature Range	
	Logic Inputs15V or VCC whichever is lower		(10 Seconds)	300°C
IOUT	Continuous Output Current 20A	TC	Case Operating Temperature	
ΙΡΚ	Peak Output Current44A		MSK4322	40°C to +85°C
θ JC	Thermal Resistance		MSK4322H	
	(Output Switches)	TJ	Junction Temperature	
	(Junction to Case @ 125°C) 0.6°C/W			

ELECTRICAL SPECIFICATIONS

Parameters	Test Conditions	GROUP A SUBGROUP 5		//SK432 . Typ.	22H 3 Max.			22 ② Max.	UNITS
OUTPUT CHARACTERISTICS									
	ID = 20A	1	-	1.2	1.4	-	1.2	1.5	V
VDS(ON) (Each Transistor)		2	-	2.3	3.5	-	-	-	V
		3	-	0.7	1.0	-	-	-	V
	Is = 20A	1	-	1.0	1.4	-	1.0	1.5	V
Instantaneous Forward Voltage		2	_	0.9	1.4	_	-	-	V
(Intrinsic Diode)		3	-	1.2	1.5	-	-	-	V
Reverse Recovery Time ①		-	-	-	330	-	-	330	nS
Leakage Current	V+ = 200V	1	-	3	250	-	3	250	μΑ
	V+ = 160V	2	-	-	250	-	-	-	μA
BIAS SUPPLY CHARACTERISTICS									
Quiescent Bias Current	VCC = 15V (non-switching)	1	-	6	8	-	6	8	mA
Quiescent bias Current		2	-	6	10	-	-	-	mA
		3	-	6	10	-	-	-	mA
INPUT SIGNAL CHARACTERISTICS									
Positive Trigger Threshold Voltage	VCC = 15V	-	2.2	-		2.2	-		V
Negative Trigger Threshold Voltage VCC = 15V		1,2,3	-	-	8.0	-	-	8.0	V
	I. Trip Threshold Voltage VCC = 15V		400	500	600	400	500	600	mV
- U	SWITCHING CHARACTERISTICS ①								
Upper Drive: V+=									
Turn-On Propagation Delay		-	-	0.9	1.5	-	0.9	1.5	μS
Turn-Off Propagation Delay		-	-	2.4	3.5	-	2.4	3.5	μS
Turn-On		-	-	300	375	<u> </u>	300	375	nS
Turn-Off		-		200	475		200	475	nS
Lower Drive: V+ = 100V, VCC = 15V, ID = 20A			-						
Turn-On Propagation Delay		-	-	0.9	1.5	-	0.9	1.5	μS
Turn-Off Propagation Delay	-	-	2.4	3.5	-	2.4	3.5	μS	
Turn-On	-	-	150	175	-	150	175	nS	
Turn-Off	-	-	215	250	-	215	250	nS	
Dead Time ①	-	-	2	-	-	2	-	μS	
Minimum Pulse Width ①		-	300	-	-	300	-	-	nS

NOTES:


- ① Guaranteed by design but not tested. Typical parameters are representative of actual device performance but are for reference only.
- 2 Industrial grade suffix devices shall be tested to subgroups 1 and 4 unless otherwise specified.
 3 Military grade devices ("H" suffix) shall be 100% tested to subgroups 1, 2, 3 and 4.
- 4 Subgroups 5 and 6 testing available upon request.
- Subgroup 1, 4 TA = TC = $+25^{\circ}$ C

 2 , 5 TA = TC = +125°C

3, 6 TA = TC = -55° C


- 6 Continuous operation at or above absolute maximum ratings may adversely effect the device performance and/or life cycle.
- The when applying power to the device, apply the low voltage followed by the high voltage or alternatively, apply both at the same time. Do not apply high voltage without low voltage present.
- 8 Internal solder reflow temperature is 180°C, do not exceed.

SOURCE TO DRAIN VOLTAGE vs REVERSE DRAIN CURRENT



SOURCE TO DRAIN VOLTAGE (V)

NORMALIZED ON-RESISTANCE vs TEMPERATUR



JUNCTION TEMPERATURE (°C)

APPLICATION NOTES

MSK4322 PIN DESCRIPTION

VCC - Is the low voltage supply for all the internal logic and drivers. A 0.1 μF ceramic capacitor in parallel with a 10μF tantalum capacitor is recommended bypassing for the VCC-VSS pins.

VSS - Is the low voltage supply return pin and the input logic return reference. All logic input and logic output is referenced to this pin. This pin can vary ±5V from the COM power return pin without affecting any of the logic functions.

AØHIN, BØHIN, CØHIN - Are low active logic inputs for signalling the corresponding phase high-side switch to turn on. The input levels are 5V CMOS or TTL compatible.

AØLIN, BØLIN, CØLIN - Are low active inputs for signalling the corresponding phase low-side switch to turn on. The input levels are 5V CMOS or TTL compatible.

FAULT - Is an open drain logic output pin that gets enabled any time the **VCC** level goes below the cutoff point, or an overcurrent condition occurs. Bringing **VCC** back to normal levels will reset **FAULT**. Removing the overcurrent condition and allowing the low-side logic inputs to remain high(off) for 10μS will restore operation.

ITRIP - Is an analog input pin for sensing current flowing from the COM pin through a sense resistor to the high power ground. A 0.5 volt level at this pin with respect to VSS will signal an overcurrent condition, enable the FAULT pin and shut down all output switching. Bringing the voltage below this point (100 mV hysteresis) will remove the FAULT output and leaving the low-side logic inputs simultaneously high (de-activated) for $10\mu S$ will restore normal operation.

V+ - Is the high voltage positive rail for the bridge. Proper bypassing to **VSS** with sufficient capacitance to suppress any voltage transients and to ensure removing any drooping during switching, should be done as close to the pins on the hybrid as possible.

 $\boldsymbol{\text{COM}}$ - Is the return side of the bridge. A sense resistor can be connected between this point and $\boldsymbol{\text{VSS}}$, which is the high voltage negative rail. $\boldsymbol{\text{COM}}$ can float above and below the $\boldsymbol{\text{VSS}}$ pin up to 5 volts and proper operation will be maintained. Precautions should be taken so as to not allow this voltage to get over ± 5 volts under any conditions.

 $\mathbf{A}\mathbf{\varnothing},\,\mathbf{B}\mathbf{\varnothing},\,\mathbf{C}\mathbf{\varnothing}$ - Are the pins connecting the 3 phase bridge switch outputs.

PROTECTION

- All logic inputs use a 300nS filter. A pulse width below this will get ignored.
- VCC voltage below the cutoff level of 8.65 volts will reset all switch outputs off and ignore subsequent logic inputs until VCC is restored.
- Undervoltage lockout of the internal drivers for the high-side switches also occurs at 8.65 volts, but will not flag with the FAULT output. This may occur if the high-side output gets switched without switching the low-side. The internal boot strap power supply for the high-side switch will sag too low for adequate switching. The boot strap supply depends on PWMing of the low-side switches for proper operation.
- Switching a low-side logic input while the corresponding phase high-side logic input is activated will turn off both switches. The opposite condition is also true. This is cross-conduction lockout and will occur any time low and high-side inputs for a phase are activated at the same time.
- A 2µS deadtime is automatically inserted between high and low-side output switching to allow complete turn-off of each switch so no overlap will occur.
- An overcurrent condition detected by the ITRIP pin will shut down all output switches until the overcurrent condition is removed and all three low-side logic inputs are held high for 10μS, then normal operation will resume.
- **ITRIP** has a 100nS leading edge blanking time after switching to ignore any switching current transients.

TYPICAL OPERATION





FIGURE 1. GROUNDING, BYPASSING, CURRENT SENSE

R1 = 51.5 OHMS

TYPICAL SYSTEM OPERATION



The MSK4322 is designed to be used with a +100 volt high voltage bus, +15 volt low power bus and +5 volt logic signals. Proper derating should be applied when designing the MSK4322 into a system. High frequency layout techniques with ground planes on a printed circuit board is the only method that should be used for circuit construction. This will prevent pulse jitter caused by excessive noise pickup on the current sense signal or the error amp signal.


Ground planes for the low power circuitry and high power circuitry should be kept separate. The connection between the bottom of the current sense resistor, VSS pin and the high power ground are connected at this point. This is a critical path and high currents should not be flowing between the current sense and VSS. Inductance in this path should be kept to a minimum. An RC filter (shown in 2 places) will filter out the current spikes and keep the detected noise for those circuits down to a minimum.

In the system shown, two types of current limit are implemented. The first limit is a PWM pulse by pulse limit controlled by the motor controller. A second absolute maximum limit is set up for the MSK4322 which will completely shut off the bridge in the event that current limit is exceeded.

When controlling the motor speed by the PWM method, it is required that the low side switches be PWM pulsed due to the bootstrap power supplies used to power the high side switch drives. The higher the PWM speed the higher the current load on the drive supply. PWM of the low side will prevent sagging of the high side bootstrap supplies.

The logic signals coming from the typical motor controller IC are set up for driving N channel low side and P channel high side switches directly and are usually 15 volt levels. Provision should be made for getting 5 volt logic signals to the MSK4322 of the correct assertion levels. Typically, the low side signals out of the controller are high active and the high side are low active. Inverters are shown in the system schematic for the low side controller output.

MECHANICAL SPECIFICATIONS



ORDERING INFORMATION



6

8548-67 Rev. L 4/17

REVISION HISTORY

REV	STATUS	DATE	DESCRIPTION
Ĵ	Released	12/14	Add internal note and clarify mechanical specifications.
K	Released	01/17	Update typical electrical specifications for new transistors.
L	Released	04/17	Increase quiescent current limit to 8mA at 25°C.

MSK www.anaren.com/msk